I. INTRODUCTION
The design of mixed-signal ASICs for space applications imposes knowledge of the response of integrated devices to the different types and levels of radiation that they may encounter during a given mission. While digital designs can tolerate Total Ionizing Dose (TID) induced voltage shifts or leakage currents within a wide range of total dose, the requirements of high-performance analog circuits translate into a reduced range of acceptable total dose, and parameter variations due to TID have to be incorporated in the form of larger design margins. Because foundries do not usually have or make available information on the variation of device parameters with radiation, the establishment of a design methodology for space application mixed-signal ASICs has to begin with a careful radiation characterization of the chosen technology.
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IMSE-USE has selected the austriamicrosystems 0.35 m and is currently committed to a significant effort to evaluate its behaviour with radiation and at low temperatures.
One question that could arise is if it is justified to undertake the effort for characterization of a 0.35 m technology which There are a number of reasons to support -fashioned Analog designs do not require the small device dimensions that are essential for complex digital designs, as they use mostly transistors that are considerably larger and/or longer than the minimum dimensions offered by current technologies, as needed to get high performance devices (large transconductance, low-noise, device matching, and large output impedance). The higher supply voltage of older technologies is also a bonus as it increases the dynamic range that can be achieved with a given circuit architecture. Long-term reliability is another aspect to consider; the degree of reliability required for missions that may last more than one decade in an aggressive radiation environment is more demanding than for short-lived, ground-level consumer products, and may not be sufficiently assessed for the most recent processes. With respect to obsolescence, 0.25-0.35 m technologies are widely used by the automotive industry and other high-reliability and long product-life applications. In those markets, foundries are often requested to maintain technologies available for time spans considerably longer than those required for consumer electronics.
The technology will be first applied in the design of ASICs for a mission to Mars. In this case, TID should not be a big concern as it is estimated to remain below 50 krad, but the effect of high-energy protons and ions has to be properly addressed in the design. Although not related to radiation effects, a further complication for designers comes from the fact that the devices will need to operate at temperatures of -110ºC. Activities to characterize low-temperature behaviour, not reported here, are being carried out in parallel with radiation measurements.
II. TECHNOLOGY EVALUATION
A multipurpose test chip (Fig. 1) Single Event Effects (SEE), latch-up), low-temperatures (down to -110ºC), and the impact on device models of enclosed layout transistors (ELTs). The chip contains transistor arrays of different geometries and sizes; resistors of all the types available in the technology; digital circuits (ring oscillators and shift-registers) for evaluation of SEE and latch-up; specific structures to verify the efficiency of guard rings to protect against latch-up; lateral and vertical bipolar devices; and two instantiations of a bandgap circuit, one with standard layout and another using radiation-hardened NMOS transistors.
Two levels of signal multiplexing are used for the characterization of the devices. One is internal to the test chip, to reduce the number of pins in the package; the second is external to the chip, using a reed-relay switch matrix. The chip design is easily reusable by replacement of the transistor arrays in the layout. It can handle up to 80 transistors grouped in five arrays of 4 x 4 transistors each. Fig. 2 shows a simplified schematic of one of the arrays. This arrangement makes possible to access the terminals of the 80 transistors using only 17 pins. The second multiplexing level is external to the chip: a custom-designed matrix switch board, connected to a PC through an USB, manages the connections between a parameter analyzer and the DUT-board as well as the configuration bits needed to control the test chip.
The TID characterization setup uses a HP-IB controlled HP-4155 Semiconductor Parameter Analyzer. A PC controls the HP-IB and USB buses and generates the test sequence commands for characterization of all individual devices in the chip (CMOS transistors, bipolar transistors, resistors). A complete test takes 90 minutes to complete.
Four different transistor layout geometries have been used for NMOS transistors of thin-and thick-oxide: standard twoedged, annular, ringed-source, and dual-drain ringed-source [1, 2]. The characterization tests for each device make measurements to extract the following parameters: threshold voltage (V th ) in saturation and linear regions, gain factor, mobility, body effect factor, saturation current and subthreshold leakage current.
For measurements involving large currents, the parasitic resistance of the on-chip multiplexers has to be compensated. When small currents have to be measured, the ESD protection pads and the on-chip multiplexers contribute to parasitic leakage current. Dummy devices (open/short) are included in the arrays for compensation of those parasitic effects. Even so, the accuracy that can be achieved in the very low current ranges needed for characterization of leakage currents is limited by experimental errors and by the leakage currents flowing trough devices placed in parallel with the DUT in the same column of the transistor arrays.
A. TID Measurements
The irradiation of the devices for evaluation of total dose effects has been carried out in the facilities of the Laboratorio de Radiofísica of the Universidad de Santiago de Compostela (Spain). The laboratory has a fully equipped Co-60 source, including dosimetry equipment to monitor the actual amount of radiation received by the samples. Achievable dose rates, which are controlled by changing the source-target distance, fall in a range of 40 rad/hr (0.012 rad/s) to 10 krad/hr (2.7 rad/s).
A one-day preliminary test, reaching 65 krad in four steps (5, 10, 20, 30 krad), was performed to quickly decide if the technology was robust enough to justify further and more expensive testing. The results were promising, and in a second phase, a detailed irradiation and measurement campaign was carried out over nine days. The experiment reached a TID of 350 krad in 8 steps, maintaining constant the irradiation time (~20 hours), and doubling the dose rate for each consecutive step. The dose rate was 70 rad/hr (0.019 rad/s) for the first step and 8960 rad/hr (2.5 rad/s) for the last step. During irradiation all CMOS transistors were biased for worst-case conditions, with their gates connected to the positive supply and all other terminals grounded. Four samples of the test chip were used for the TID tests. They were irradiated simultaneously during night-time (from 17:00 until 09:00), and during daytime, the samples were taken one-by-one out of their sockets in the irradiation board and measured in a thermal chamber held at a constant temperature of 25ºC. During the time (90 minutes) needed to measure a sample, the other three continued to be irradiated. Each irradiation /measurement step thus took 24 hours to complete.
After irradiation, the parameters of the four irradiated samples have continued to be measured once a week, to monitor its evolution with time at room temperature. After six weeks, the samples have been annealed 168 hours at 100ºC, the first half of that time unbiased, and the other half with the same worst-case bias used during irradiation.
B. Single Event Upsets(SEU) and Latch-Up Measurements
SEU and latch-up measurements have been performed at the Heavy-Ion Irradiation Facility in the University of Louvain-laNeuve (HIF-UCL). A test board has been developed and debugged using a Californium (Cf-252) source at the Centro Nacional de Aceleradores of the University of Sevilla (CNA-US).
Tests used the ion-cocktail #1, which allows to reach higher values for Linear Energy Transfer (LET). Properties of the ions in this cocktail are indicated in Table 1 . Normal incidence was used in all tests. Four different implementations of 128-bit shift-registers were used to evaluate the effectiveness of SEU prevention measures. The first one was built using the flip-flops in the standard autriamicrosystems digital library, as provided in their design kit. The second and third versions use ringed-drain and fully-enclosed layouts for the NMOS transistors and additional guard-rings to improve substrate charge collection and reduce the impedance of the ionizing current return path. The fourth shift-register uses a flip-flop combining a Dual Interlocked Cells (DICE) architecture with ringed-drain transistors [3] .
Two different structures were used to evaluate the latch-up sensitivity and the efficiency of preventive layout techniques.
III. RESULTS
The chosen technology offers two different gate-oxide options. Thin gate-oxide transistors (NMOS, PMOS) are limited to supply voltages below 3.3 V. The thick gate-oxide transistors (NMOSM, PMOSM) can be used with supply voltages up to 5 V.
A. Threshold Voltage Shift (VTH)
For devices with thin gate-oxide (NMOS, PMOS), the average threshold voltage shift ( V th ), up to 350 krad, is small (less than 5 mV).
Thick gate oxide transistors (NMOSM, PMOSM) show a larger V th at a dose of 350 krad; an average of +140 mV for PMOSM, and -27 mV for NMOSM. There is little difference in V th between standard and enclosed layout transistors. However, V th is dependent on device dimension, smaller length and/or width giving larger changes in V th ( fig. 3) .
B. Leakage Currents (SLEAK, ILDS)
The sub-threshold leakage current (SLEAK) is obtained as the linear intercept with the vertical axis of the log(I ds ) vs. V gs characteristic at maximum V ds . For PMOS and PMOSM, radiation has a noticeable effect on narrow transistors, with SLEAK increasing by more than one order of magnitude at 350 krad. In wide PMOS transistors the effect is negligible. NMOS devices show a similar behaviour for narrow transistors, the SLEAK increase being smaller for enclosed layout geometries, and also for wide transistors. For wide and long NMOS transistors there is practically no increase in SLEAK at 350 krad, for either standard or enclosed layouts. Data for zero gate-bias drain-source leakage (ILDS) are more difficult to analyze because the increase of ILDS in one device affects all devices placed in parallel in the same array-column. Post-processing permits to partially compensate the effect of paralleled devices, and confirms the efficiency to reduce leakage of enclosed layouts. Improved characterization of this aspect of the technology will be made on a new test chip, currently being designed, with arrays more specifically oriented to the evaluation of leakage.
C. Saturation Current (ISAT)
Changes in the saturation current (ISAT) are to be expected because it depends on the value of V th and carrier mobility. At 350 krad, ISAT shows an average decrease of 20% for PMOSM devices and 10% for PMOS transistors. Corresponding calculated changes in mobility are -8% and -3%. The average change of ISAT at 350 krad for N-channel transistors is negligible, in the order of +2% (NMOSM), and 1% (NMOS).
D. Bipolar Transistors
At 350 krad, bipolar transistors show a 25% degradation of beta for vertical PNP and 50% for the lateral PNP.
E. Resistors
There is an increase in the resistance of N-well and highresistivity poly devices, reaching approximately 6% for N-well and 1.5% for Hi-Poly at 350 krad.
F. Field-Oxide Leakage
Radiation-induced field oxide leakage could not be characterized, because of an error in the layout of the test structures. This error will be corrected in the next iteration of the test chip.
G. Annealing
Annealing of the samples was performed in three stages. In the first stage, samples were placed unbiased, at room temperature, and parametric measurements taken once a week during 44 days. In the second phase, samples were annealed unbiased at 100ºC during 70 hours, and parameters measured at the end of that period. Finally, samples were annealed at 100ºC, biased in the same conditions as during irradiation and the parameters measured after 90, 112, 133 and 157 cumulative hours. The most notable behaviour is seen once more in the NMOSM transistors. At the end of the annealing, short-channel NMOSM devices show a complete recovery of threshold drift with a slight rebound, and almost complete recovery from the increase of leakage currents (SLEAK and ILDS); but long-channel transistors, for which V th drifted little during irradiation, present a strong rebound after annealing ( fig. 4) , stabilizing with a positive threshold shift of 50 mV. For PMOSM, the V th drift recovery is only partial, the average V th value decreasing from 130 mV after irradiation to 100 mV after annealing.
H. SEU and Latch-Up
The SEU results are presented in Figure 5 . The graph presents the probability of upset of a Flip-Flop by an ion of a given LET hitting the flip-flop area. There is a considerable uncertainty in the estimated LET threshold (L th ) values because of the large gaps in the LET of the different ions used in the cocktail and the statistical error due to the small number of registered events for the lower ion energies. (see Table 2 ). Values of L th and saturation level were obtained by fitting results to a cumulative Weibull distribution function [4] .
The standard library logic shows a SEU L th of approximately 5.5 MeV/mg/cm 2 , reaching a probability saturation level of 1 (every ion hitting a FF will produce an upset). Ringed-drain flip-flops have a higher L th of 15.6 MeV/mg/cm 2 , with saturation at 1.7·10 -2 . For FFs with fully-enclosed layout, L th rises to around 35.2 MeV/mg/cm 2 , although saturation remains practically the same as for ringeddrain FFs. The improvement in L th between both types of layout can be explained by the 2.6 times larger width of the transistors in the enclosed layout, which increases the critical charge needed to upset a node. Best results are obtained for FFs using the DICE architecture. In this case L th is close to the maximum LET of the ions in the cocktail (67.7 MeV/mg/cm 2 ). Data were not sufficient to estimate saturation since it would have required ions with higher LET. The DICE architecture, built with the ringed-drain layout style contributes a 4 times improvement in L th over the ringed-drain layout, and nearly 45 times error-probability reduction at 67.7 MeV/mg/cm 2 . Latch-up results are presented in Figure 6 . Latch-ups were observed only in the logic implemented using the standardlibrary, and in the latch-up test structure without guard-rings. The cells designed using RHBD style layouts, with added guard-rings, did not suffer any latch-up event in the tests performed. For the standard library logic, L th is in the order of 9 MeV/mg/cm 2 . This value is lower than the 14 MeV/mg/cm 2 reported in [5] for the same technology. Latch-up probability saturation level is at 2·10 -2
The latch-up test structures could not be characterized completely, as the off-chip over-current protection was not fast enough and the bonding wire supplying power to the unguarded test structure melted early in the experiment. In the surviving test structure with guard rings, no latch-ups were observed up to a LET of 67.7 MeV/mg/cm 2 .
IV. CONCLUSIONS
The results of the characterization carried out for the austriamicrosystems 0.35 m CMOS technology indicate that standard devices should work without problems up to 50 krad, and with proper use of standard RHBD techniques, it should be applicable to missions requiring TID up to 300 krad. Of course, such a statement has to be qualified taking into consideration the specific requirements of each design and the behaviour of the devices for the different radiation levels, and circuit architectures will need to be adapted to cope with the parameter changes produced by radiation and temperature.
The SEE results prove that the design of a RHBD digital library is mandatory to improve SEU and latch-up resistance abov . IMSE is currently working in the design and evaluation of such a library.
Based on the experience obtained from the first test chip, a second iteration of the test ASIC is planned to improve the quality of the more critical measurements, and to cover gaps in transistors dimensions. 
